| 
|
Quote: register allocation algorithm for packing multiple subword variables in one register; needed for processors that reference bit sections in registers
topics >
all references >
references t-z >
Topic:
boolean values, binary numbers, and bit strings
Topic:
sub-sequences
Topic:
register allocation by use-def graphs
Quotation Skeleton
New embedded processors have started supporting instruction sets … made to simultaneously reside in the same register … aware of the bitwidths of program variables and … algorithm. … forward and backward data flow analyses … determine the bitwidths of program variables … a novel interference graph representation is designed … Packing is carried out by a node coalescing … [It] reduces the register requirements by 10% to … Google-1 Google-2
Copyright clearance needed for quotation.
Topic: boolean values, binary numbers, and bit strings (44 items)
Topic: sub-sequences (13 items)
Topic: register allocation by use-def graphs (9 items)